

Computer Systems Design and Architecture

Second Edition

NEW!

Architectures and Parallel Processing. Coverage of ARM, Blackfin and Pentium Architectures.

Vincent P. Heuring Harry F. Jordan T. G. Venkatesh

ALWAYS LEARNING

PEARSON



Trademark Acknowledgments

8008, 8080, 8086, Intel, Pentium, and P6 are registered trademarks of the Intel Corporation.

68000, 68010, 68020, 68040, and PPC601 are trademarks of the Motorola Corporation.

Alpha, DECnet, PDP-11, VAX, and VAX11/780 are trademarks of the Digital Equipment Corporation.

AppleTalk, LocalTalk, Macintosh, Macintosh Quadra, FireWire and QuickDraw are registered trademarks of Apple Computer, Inc.

Centronics is a registered trademark of the Centronics Data Computer Corporation.

Espresso is a registered trademark of Berkeley Systems, Inc.

FAST is a registered trademark of National Semiconductor in France, Italy, Canada, the United States, and the Benelux countries.

HPGL and PCL are registered trademarks of the Hewlett-Packard Company.

IBM, 360, and System/360 are trademarks of the International Business Machines Corporation.

Maxtor and LARAMIE are trademarks of the Maxtor Corporation.

MIPS, R3000, and R4000 MIPS are trademarks of MIPS Technology, Inc.

NetWare is a registered trademark of Novell, Inc.

NuBus is a trademark of Texas Instruments, Inc.

PostScript is a registered trademark of Adobe Systems, Inc.

SPARC and UltraSparc are registered trademarks of SPARC, International Inc., licensed to Sun Microsystems, Inc.

Tri-state is a registered trademark of National Semiconductor in member nations of the Madrid Convention.

The UNIX trademark is licensed exclusively through the X/Open Company Ltd.

VITESSE is a registered trademark of the Vitesse Semiconductor Corporation.

Windows is a registered trademark of the Microsoft Corporation.

XNS is a trademark of the Xerox Corporation.

Contents

11 (12 - 14) 1 (13 - 14 - 14) 1 (14 - 14) 1 (14) 1 (14) 1 (14) 1 (14) 1 (14) 1 (14) 1 (14) 1 (14) 1

	Preface	ix
CHAPTER 1	The General Purpose Machine	1
	 1.1 The General Purpose Machine 2 1.2 The User's View 3 1.3 The Machine/Assembly Language Programmer's View 5 1.4 The Computer Architect's View 11 1.5 The Computer System Logic Designer's View 16 1.6 Historical Perspective 19 1.7 Trends and Research 23 1.8 Approach of the Text 24 Summary 25 Bibliography 26 	
	Exercises 26	
CHAPTER 2	Machines, Machine Languages, and Digital Logic 2.1 Classification of Computers and Their Instructions 30 2.2 Computer Instruction Sets 32 2.3 Informal Description of the Simple RISC Computer, SRC 47	29
	 2.4 Formal Description of SRC Using Register Transfer Notation, RTN 2.5 Describing Addressing Modes with RTN 64 	55
	2.6 Register Transfers and Logic Circuits: From Behavior to Hardware Summary 77 Bibliography 78 Exercises 79	66
CHAPTER 3	Some Real Machines	83
	 3.1 Machine Characteristics and Performance 84 3.2 RISC versus CISC 88 	

V

	3.3 A CISC Microprocessor: The Motorola MC68000 93 3.4 A RISC Architecture: The SPARC 117 3.5 More CISC and RISC Processors 132 3.6 Digital Signal Processors 137 Summary 141 Bibliography 142 Exercises 143			7.3 Memory Boards and Modules 397 7.4 Memory Hierarchy 416 7.5 The Cache 422 7.6 Virtual Memory 444 7.7 The Memory Subsystem in the Computer 465 Summary 467 Bibliography 468 Exercises 468	
CHAPTER 4	Processor Design	147			
	 4.1 The Design Process 148 4.2 A 1-Bus Microarchitecture for the SRC 149 4.3 Data Path Implementation 154 4.4 Logic Design for the 1-Bus SRC 155 4.5 The Control Unit 167 	CH	8	Input and Output 8.1 The I/O Subsystem 474 8.2 Programmed I/O 477 8.3 I/O Interrupts 486 8.4 Direct Memory Access (DMA) 494	47
	 4.6 The 2- and 3-Bus Processor Designs 175 4.7 The Machine Reset 181 4.8 Machine Exceptions 183 4.9 Microprogramming 191 Summary 205 Bibliography 206 			8.5 I/O Data Format Change and Error Control 497 Summary 503 Bibliography 504 Exercises 504	
	Exercises 206	CHA	APTER 9	System Software Architectures 9.1 Operating System 507	50
CHAPTER 5	Processor Design—Exploiting Parallelism 5.1 Pipelining Overview 212 5.2 Design of Linear Pipeline 214 5.3 Design of Static and Dynamic Multifunction Non-Linear Pipeline 5.4 Design of Instruction Pipeline 239	211	S	2.2 Compilers, Loaders, and Linkers 521 2.3 Assembly and Assemblers 525 Summary 535 Bibliography 535	
	5.5 Pipeline Hazards 256	CHA	APTER 10	Peripheral Devices	53
	Summary 303 Bibliography 303 Exercises 304		1 1	 Magnetic Disk Drives 538 Improving Disk System Performance and Reliability 547 Other Mass Storage Devices 549 Display Devices 550 	
CHAPTER 6	Computer Arithmetic and the Arithmetic Unit 6.1 Number Systems and Radix Conversion 311 6.2 Fixed-Point Arithmetic 322 6.3 Seminumeric Aspects of ALU Design 356 6.4 Floating-Point Arithmetic 362 Summary 371	311	1 1 S B	0.5 Printers 558 0.6 Input Devices 560 0.7 Interfacing to the Analog World 561 ummary 565 sibliography 566 exercises 566	
	Bibliography 371 Exercises 372	CHA	PTER 11 C	Communications, Networking, and the Internet	569
CHAPTER 7	Memory System Design	377	1	 1.1 Computer to Computer Data Communications 570 1.2 Serial Data Communications Protocols 578 	
	7.1 Introduction: The Components of the Memory System 378 7.2 RAM Structure: The Logic Designer's Perspective 381		1	 1.3 Local Area Networks 584 1.4 Modern Serial Buses: USB and FireWire 587 1.5 The Internet 591 	

Index

Preface

To the Instructor

713

This book is suitable for an introductory course on computer design at the junior, senior, or introductory graduate level. We assume that the student has had at least an introductory course in some high-level programming language such as C or Pascal, and a semester of logic design. However, a comprehensive appendix on digital logic design, written by Professor Miles Murdocca of the Internet Institute USA, provides sufficient background material for teaching the course to students without previous digital design experience.

appendix on digital logic design

Appropriate topics for such a book have changed considerably in recent years, as desktop computers have evolved from simple, stand-alone units into complex systems attached to high-speed networks and internetworks. Earlier generations of microprocessors had almost trivial internal structure. Present designs contain multiple pipelined functional units with support for multiple processors and memories. Areas of computer design and architecture that were barely touched upon in the not-so-distant past have become major topics for discussion. Introductory compiler courses now routinely discuss optimization for pipelined processors. Users worry about whether they should add level-2 cache memory to their PCs. Support personnel wearily try to explain to the computer user how to configure the subnet mask for their network slip connection.

The topics of pipelined processor design, the memory hierarchy, and networks and internetworking are moving to center stage in the arena of computer design and architecture. Therefore we devoted the major parts of three chapters to treatment of these subjects.

Given the focus on computer design and computer architecture, we approach the study of the computer from three viewpoints: the view of the assembly/machine language programmer, the view of the logic designer, and the view of the system architect.

In covering the topic of gate-level computer design, we follow a model architecture through the design process, from the instruction set design level to the processor design level. Given the choice of using either a commercial machine with all of the complicating features that are necessary to make such a machine commercially successful, or using

pipelined processors memory hierarchy

networking and the Internet three views of the general purpose machine

1-address (accumulator) machine	s 41
I-1/2 address machines 44	
2's complement 317	
160, 158	
2-address machines 40	
3-address machines 40	
4-address machines 38	
A	
absolute addressing 101	
abstract RTN 76, 148	
accumulator register 30	
wcumulator, in arithmetic operation	ns 340
accumulator-based machines 30, 4	1
adders	
carry lookahead 327	
ripple-carry 326, 651	
addition	
fixed point 322	
unsigned 323	
Million and subtraction	
floating point numbers 366	
Integer hardware 324	
ouress as data type 36	
translation	
in virtual memory 448	
modes modes	
absolute 65	
as access paths to operands 45	
- and autodecreme	ent 66
based 47, 66	

Numerics

1's complement 317

	direct 45, 65	
	displacement 47, 65	
	immediate 45, 65	
	indexed 47, 65	
	indirect 46, 65	
	register 65	
	register indirect 47, 65	
	relative 47, 65	
	RTN description of 64	
	ALU	
	branching hardware 356–359	
	condition codes 357	
	hardware design of 362	
	shift and rotate hardware 359	
	ALU instructions	
	examples of 36	
	operand access in 36	
	analog interfaces 561-565	
	analog to digital converters (AD	Cs) 562-575
	digital to analog converters (DAC	Cs) 561-562
	errors in 564	
	gain error 565	
	missing codes 565	
	monotonicity 565	
	offset error 565	
	analytical engine 20	
4	Apple Computer 23	
	Cray computer used to emulate 1.	5
ŀ	Apple PowerMacintosh G4 13	
d	application layer, in communications 5	77
	ARPA 569	
	ARPANET 569	
P	ASCII code 10, 582	
	table of 583	

assembler		buses 13	
capabilities of 529		examples of (Figure) 13	
location counter 533		FireWire 587–591	
pseudo operations 529		I/O, structures of 475	
DS, DC, EQU, ORG	530	multiple, in processor design	175
symbol table 532		parallel 12	11/5
assemblers, two pass 534		PCI 14	
assembly 525		in pipelined designs 240	
process of 528-530		rules of 75	
assembly language programming	ng	serial 13	
why? 526	······································		
associative mapped caches 423		tri-state 72	
asynchronous data transmission		USB 14, 587–591	
asynchronous I/O 480	1 300	wired OR 72	
autoincrement and autodecreme	ent addressing 100	busy-wait loop 117	
automoroment and autodectem	ent addressing 100	byte addresses 34	
D		byte ordering 379	
D		byte, defined 2	
Babbage, Charles 20			
Babel		C	
tower of 33		cache memory 15, 422-444	
bandwidth, burst 475		associative mapping 423	
bandwidth, memory 381		block set associative 426	
Bardeen, John 22 barrel shifter 360		cache line 422	
base conversions 316		direct mapping 425–426	
based addressing 47, 100			
baud vs.bps 582		dirty bit 433	
baudot code 582		hardware requirements for 42	29
		in two level hierarchy 444	
Bell Laboratories 20		Intel Pentium cache 429	
Model I Computer 20		mapping function 422	
big endian storage 380		memory address fields 422	
bit error rate		performance 440	
defined 498		PPC G4 example 441	
in communications 575		primary and secondary levels	
bit ORing 203		random block replacement 43	31
Boole, George 20		read miss policies 439	
Boolean algebra 20		set associative caches	
Booth recoding 349	2.7	See block set associative	caches 426
branch targets and target address branches	ses 37	valid bit 423	
conditional 37		write allocate 433	
delayed 91, 274		write back policy 432	
branching conditions		write miss policy 440	
ALU hardware for 356–359		write policies 435	
calculation of, in MIPS R20		write through 432	
Brattain, Walter 22		carry lookahead adders 328	
bridges, LAN 574		CD-audio data storage 549	
burst bandwidth 475		CD-ROM drives 549	
bus		Centronics interface 486	
as network topology 573		channel, DMA 496	
concept of 71		character generators 554	
propagation delay 169		character I/O 481	

CIDR 598	
circuit switching, networks 573	
CISC 9	
design philosophy 90	
MC68000 as 93	
classification of machines	
load-store 44	
memory-memory 44	
register-memory 44	
register-to-register 44	
see also	
general register machines	
stack machines	
clocking	
clock skew 169	
estimating minimum clock period 1	68
rise and fall times 169	
clocking and timing 167	
CMOS ROM 395	
Cocke, John 8	
communications, computer 570-601	
See also	
Ethernet;	
Internet; LANs;	
networks;	
RS-232 serial comm.	
addressing and routing in 576	
application layer 577	
ASCII code in 582	
baseband vs. broadband 572	
baud vs.bps 582	
bit error rate 575	
channels 570	
data link layer 577	
data rates in 581	
error detection and correction in 576	
flow control in 576	
frequency-division multiplexing 571	
layer models 577	
OSI 577	
levels and layers in 575	
media for 575	
modems 581–582	
network layer 577	
OSI layer model 577	
physical layer 577	
presentation layer 577	
protocols 570	
RS-232 578-581	
RS-232 serial 578–581	
session layer 577	
signal encoding methods 572	
Manchester encoding 572	
NRZ encoding 572	
NRZI encoding 572	

D
y annual divide DTI
cylinder, disk drive 541
CRT, cathode ray tube 551
CRC (cyclic redundancy check) 502
CPU-memory interface 378
ICs 84
cost/performance tradeoffs 84
cost
usage of term as sign of age 22
memory 22
dump 21
core
Hansel and Gretel 112
cookie crumbs
role in system initialization 174
implementation 175
hardwired 171
control step generator 172
control signal encoder 171
clocking logic 173
control unit
control sequences in processor design 162
conditional branches 48
calculation of in ALU 357
condition codes
concrete RTN 76, 148
relay computer 20
generations of 21
Bell Laboratories Model I 20
analytical engine 19
computers
front panel 21
data path 76
computer
complement, 2's 317
complement, 1's 317
addition and subtraction hardware 356
complement number systems 317–321
role in RISC machines 92
compilers 10
writers 11
pipeline hazard detection by 263
compiler
comparator 681
compact disk 549
transport layer 577
time-division multiplexing 571
tasks in 575
synchronization in 576

DARPA 569 data link layer, in communications 577 data movement instructions 35 examples 35

data path 76	dispersion, signal 169
defined 148	displacement addressing 47, 65
timing in 167	Display Codes, CDC 10
data transmission	display devices 550-557
asynchronous 588	flat panel displays 557
isochronous 588	memory mapped video 553-554, 556
data types	video display terminals 553-557
addresses as 36	division
data typing ·	floating point 367
at the machine level 10	integer 352–355
type checking	DMA 494-497
at the machine level 10	channels and I/O processors 497
DC, assembler pseudo operation 529	hardware for 496
DDR SDRAM 392	domain names, in the Internet 591
Micron Technology 521 Mb 393	dot-matrix printers 559
debugger 4	DRAM 382, 390–392
decoders, tree and matrix 386	DS, assembler pseudo operation 529
delayed branches	dw, pseudo operation 54
delayed loads and stores 91	dynamic RAM
demand paging 447	cell design 389
dependence	chip organization 390
between instructions in pipeline designs 240	nibble mode 394
development system 19	page mode 394
device drivers, input 483	precharging 388
DHCP 598	refresh 389, 393
Dhrystones (performance measurement) 88	static column mode 394
Digital Equipment Corporation, DEC	
Alpha 21164, superscalar processing 285	E
VAX117	EBCDIC code 10
digital to analog converters (DACs) 561–562	Eckert, Presper 21
diminished radix complement 316	economics in computer design 84
direct addressing 45, 66	edge-triggered flip-flops, using 170
direct addressing 45, 66 direct mapped caches 425–426	EDSAC 21
direct mapped caches 425 425 425 direct memory access	EDVAC 21
see DMA 494	EEPROM 394
disassembly 525	effective address 45
disk cache 466	MC68000 97
disk drives 538–547	SRC 58
access times 545	effective address, defined 446
capacity calculations 544	emulators
cylinders 544	used to measure system
data organization in 541	performance 15
dynamic properties 544	encoding instructions 32
formatting 543	Endians 377
IBM 75GXP 547	ENIAC 20
operating system interface to 543	EPROM 396
	EQU, assembler pseudo operation 529
	equ, pseudo operation 54
RAID arrays 547–548 read-write heads 539	error detection and correction 498–503
CNAADT 540	CRC 502
SMART 548 tracks and sectors 541	Hamming codes 499
zone-bit recording 546	in communications systems 575

	parity checks 498	
	SECDED coding 498	
the	rnet 574, 584-587	
	addresses 587	
	cabling (Table) 585	
	Collision detection in 586	
	data link layer 586	
	interface to other networks 587	
	MAC addresses 587	
	packet structure 587	
	physical layer 585	
ксе	ption	
	vector-defined 114	
xce	ptions 9, 183–191	
	alignment 186	
	arithmetic errors 187	
	data and instruction access 186	
	that halt instructions,	
	complications of 190	
	hardware-caused 187	
	interrupts as external 187	
	kinds 186–188	
	machine check 186	
	MC68000 114	
	non-maskable 115, 187	
	in pipelined designs 218	
	privileged instruction 187	
	process of 184–186	
	program generated 187	
	in SRC 188–190	
	system reset 186	
	trace and debugging 187	
	unimplemented instruction 187	
	vectors	
	MC68000 114	
xpr	ression evaluation	
	with 3- 2- 1- and 0-address machines 4	13
Pair	child Semiconductors 22	
	M, and Frequency-Division Multiplexing	g 571
	h-execute cycle 6	
Fire	Wire 13, 587–589	
	d point numbers 314	
	addition 322	
flat	panel displays 557	
flip-	flops	
	edge-triggered 70	
	edge-triggered, in processor design 17	0
	hold time 70	
	level-sensitive, in processor design 170)

master-slave 70 setup time 70 floating point hardware 362–370 floating point numbers addition and subtraction 366 IEEE floating point format 365 multiplication and division 368 normalization 364 representation of 363 flops (floating point operations per second) 87 Flynn limit 280 formal and informal machine descriptions 63 forwarding, of data in pipeline designs 239 four address machines 38 frame communications packet 573 frames RS-232 serial 580 front panel 21 full-duplex communications 571

G (giga), defined 2 gain error—in analog conversion 565 gate signals estimating minimum 168 general purpose registers 32 general register machines 32, 43 giga, defined 2 goto statement infinitely abusable 111 Gulliver's Travels 379

half-duplex communications 571
Hamming codes 499
error syndrome 500
Hansel and Gretel 112
hardwired control unit 171
hazards, pipeline 256–279
higher level languages
mapping to assembly language 11
hit ratio, in two level hierarchy 421
Honeywell 21
hubs, network 574

I/O
asynchronous 480
bus structures 475

Centronics interface 485 character 479	Intel 23 8086
	memory 379
	memory segmentation 451
DMA 494–497	register structure 7
drivers 481	8088, memory 379
interrupt driver 489	P6, superscalar processing 281
interrupts 486	Pentium 4, register structure 8
interrupts, hardware for 488	Pentium cache 429
isolated 116	interfaces, analog
memory mapped 116, 476	See analog interfaces 561
processors 497	Internet, the 591
programmed, hardware for 477	applications 601
programming for 481	ARPA 569
	ARPANET 569
subsystems, requirements for 474	CIDR domain routing 597
IBM	DARPA 569
IBM801 9	DHCP 508
System/364, 23	DNS 591
IBM 75GXP 547	domain names 591
IEEE floating point format 10, 364	domains, top-level 595
IEEE1394 (FireWire) 14, 587-589	future directions 600
immediate addressing 45, 65	ICANN 595
implementation domain	IP addresses 592, 595-599
defined 17	Class A, B, and C 597
importance of 18	who assigns 595
indexed addressing 47, 66	in wristwatches 601
	IP level 593
indirect addressing 46, 66	IPv4 592
ink-jet printers 558	IPv6 601
input device drivers 483	names 591
input devices	NAT 598
keyboards 560	network masks 599
mouse 560	packet reception 595
input/output	packet routing in 593
see I/O 474	routers in 593
instruction	subnet masks 599
encoding 32	subnets 598
instruction classes 9	TCP level 593
	internetworking 574
to a contraction and the contraction of	interrupt service routine
	MC68000 114
instruction set	interrupts
impact on pipeline design 240	See also exceptions
instruction set architectures 6	external exceptions as 187
instruction sets 32, 33	hardware interface 487
ALU instructions 36	I/O 486
branch instructions 37	I/O drivers 489
data movement instructions 35	MC68000 114
as tower of Babel 33	nested 492
instructions	
issuing 11	effect on pipeline 239
pipelining 90	priorities MC68000 115
prefetching 90	MC68000 115
relocatable 50	priority 488

```
IP addresses
    wasted IP addresses 597
IPv4 592
IPv6 601
ISA 7
ISO, International Standards Organization 570
isochronous data transmission 588
isolated I/O 116
JEDEC 392
K (kilo), defined 2
Kernighan, Brian 111
keyboards 560
Kilby 22
kilo, defined 2
LANs 572, 584-587
     bridges in 574
    routers 575
laser printers 558
latch
    triggering mode 70
latency 23
layer models
    exceptions to 592
    TCP/IP vs. OSI 591
level-sensitive flip-flops, using 170
linkers 524
little endian storage 379
load-store machines 44
locality, temporal and spatial 419
location counter, assembler 533
logic circuits
logic gates
    data transmission view of 68
    propagation time 70
Lotus 23
M (mega), defined 2
µ (micro), defined 2
m, defined 2
MAC (Media Access Control) addresses, in networks 587
machine interrupts—see interrupts
```

```
machine reset 181–183
    MC68000 181
    possible actions 181
    signal, sources of 182
machine state, defined 9
magnetic tape 549
main memory
    boards 397-416
    interleaving 405
    modules 397-416
    RAM cells and chips 381
    RAM vs. ROM 380
    read and write operations 380
Manchester encoding 572
mapping
    higher level language to assembly language 11
matrix decoders 386
Mauchly, John 21
MC6800 93
MC68000 5, 93-117
    addressing modes 97
        absolute 102
        address register indirect 100
        autoincrement and autodecrement 100
        based 100
        based indexed 101
        direct 103
        immediate 103
        relative 102
        relative indexed 102
    effective address calculation 99
    example programs
        clear a block of words 113
        I/O: reading from the keyboard 117
   exception processing
        RTN description 115
    exception vector 114
   exceptions 114
   history of 89
   I/O 116
    instruction interpretation 105
   instruction set 104
        arithmetic and logic instructions 107
        bit operations 108
        branch instructions 110
        program control instructions 110
        shift and rotate instructions 109
   interrupts 114
   machine reset 181
   operands, value of 103
```

privileged instructions 105	memory modules 402–416
and and and at a to	DMA used with 411
RTN description 96	interleaving 411
traps and traces 114	memory state, defined 9
word size 94	memory system (Figure) 14
M6809 93	memory system (Figure) 14 memory system design 377–467
mega, defined 2	memory-CPU interface 378
memory	memory-memory machines 44
cache 422–444	memory-memory macmines 44
EEPROM 396	messages, undesired bus error 448
EDDOM 206	segmentation fault 448
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	mflops (millions of floating point operations
T 1 0007 270	-
T . 1.0000 070	per second) 87
performance parameters 381	microcoding 191
PowerPC G4 379	microprogramming bit ODing 202
PROM 396	bit ORing 203
ROM 396	branching and looping in 195
system 465	control store 194
block size selection in 465	control unit 191, 195
disk cache in 466	general approach 192 horizontal and vertical 198
instruction and data accesses 465	
001	nanocoding 203
memory access time 381	SRC example 194
memory bandwidth 381	SRC implementation 199–203
memory boards	subroutines in 204
2-D chip arrays 400	writable control store 203
expanding of words 400	Microsoft 23
memory boards and modules	milli, defined 2
memory cell 382	mips
memory chips 397	as performance measure 87
memory hierarchy I/O influence on 466	MIPS R2000, branching conditions in 358
141	miss ratio
multiprogramming in 421	in two level memory hierarchy 417
impact of technology on 467	modem, null 580
two level 416–421	modems 581–582
address translation 436	monotonicity—in analog conversion 561
cache regime in 420	Moore School of Engineering 21
demand paging 447	Motorola
disk regime in 421	MC6800, see MC6800
hit and miss ratio 417	MC68000, see MC68000
memory latency 381	Tre bor, see tre bor
memory management	mouse 558
paging 448	multilevel page table 450
unit	Multiple instruction issue
in virtual memory 444	defined 211
memory mapped I/O 116	multiplication, integer
in MC68000 116	algorithms and hardware 338–346
memory mapped video 553–557	Booth recoding 346
DMA	parallel hardware 342
use with memory modules 411	multiprogramming 421

```
mutiplication,floating point 365
mysteries, no xiii
n, defined 2
nano, defined 2
nanocoding 203
NAT 598
nested interrupts 492
Network Address Translation 598
network layer, in communications 577
networking
    bridges 569
networks
    addresses, IP 587
    application layer 577
    circuit switching 572
    communications
        full-duplex 571
        half-duplex 571
        simplex 571
    data link layer 577
    Ethernet 574
    hubs 585
    internetworking 574
    LAN topology 573
    network layer 577
   OSI layer model 577–578
   packet switching 572
    physical layer 577
   presentation layer 577
    protocols
       TCP/IP 591-593
   routers 574-575
   session layer 577
   store-and-forward 573
   structures 570-571
   TCP/IP 591-593
  Token Ring 574
   topology
       bus 573
       Ethernet 574
       ring 573
       star 573
       star-bus 574
       star-ring 574
      Token Ring 574
   transport layer 577
   virtual circuits 573
```

nibble mode RAM 557 nibble, defined 2 normalization, floating point numbers 366 Noyce, John 22 NRZ signal encoding 572 NRZI signal encoding 572 null modem 580 number systems 308 complement 316-320 numbers fixed point 314 nybble, defined 2 offset error—in analog conversion 565 one-address (accumulator) machines 41 open collector logic 72 operand access 36 ORG, assembler pseudo operation 530 org, pseudo operation 54 OSI layer model, in communications 577, 578 overflow, calculation of in ALU 357 packet switching, networks 572 packets, communications 572 page fault 191 page mode RAM 394 paging in virtual memory 421 parallel buses 12 parallel interface, Centronics 485 Parallelism instruction-level 280-303 parity checking 498 Patterson, David 9 PCI bus 14 peak bandwidth 475 Pentium 35 performance measurement calculating speedup 85 Dhrystones 88 flops, mflops 87 mips 87 spec 88 synthetic benchmarks 87 Whetstones 87 peripheral devices 15, 537-557 analog interfaces 537-540

disk drives 537-547

display devices 550–558	processor	
input devices 560	design	
printers 558–560	control sequences 161	
physical address, defined 446	design technique 148	
physical layer, in communications 577	design, control unit 167	
pipeline	gate-level design of 159	
registers 240	multiple bus designs 175	
WAR and WAW hazards 258	state, defined 9	
pipelining 24, 90, 212	status word 37	
ALU instructions 244		
basic assumptions in design of 239	program counter	
branch delay slots in 254	definition 6	
branch instructions in 246	gate level design 19	
classifying instruction set for 241	programmed I/O, hardware for 477	
control signal generation 250	programmer's	
control signals for 242	manual 9	
	model 7	
data forwarding in 261, 265	PROM 396	
data path design 246	propagation delay 169	
dependence in 241	propagation time 70	
design technique 241	protocols, communications 570	
exceptions in 279	pseudo operations	
global and local states in 246	dw 54	
hardware requirements, additional 240	equ 54	
hazard detection by compiler 263	org 54	
hazard detection by hardware 263	pseudo operations, in assemblers 529	
hazards in 256–264	pull-up resistor 72	
hazards, branch 263		
hazards, data 257	D	
important notice about 244		
in SPARC 129	radix	
impact of instruction set on 241	complement 318	
load and store instructions 244	complement, diminished 318	
memory requirements 240	conversion 310	
overview of 212	radix conversion 313	
register file structure in 240	RAID disk arrays 547, 547	
SRC design 241–265	RAM	
stalls 263		
platters	cells and chips 381	
disk drives 538	chip design 381	
positional notation 312	cost of 385	
Postscript 559	DDR (double data rate) SDRAM 393	
PowerPC G4	decoders, tree and matrix 386	
fetiwz instruction, complicated in anyone's book 93	dyanmic (DRAM) 392	
memory 379	dynamic 390	
PPC G4 7	nibble mode 394	
cache design 441		
PPC601	page mode 394	
virtual memory 462	static 382	
prefetching 90, 92	static column mode 394	
presentation layer, in communications 577	static, cell design 387	
printers 558–560	synchronous (SDRAM) defined 392	
dot-matrix 558	VRAM 394	
ink-jet 560	raster 552	
interfaces 558	RCA 21	
laser printers 560		
Postscript 560	refresh 394	
procedure calls 9	refresh, dynamic RAM 390	
productio ourio /	register 5	

register addressing 66	serial buses 13	
register indirect addressing 46, 66	session layer, in communications 577	
register transfer languages 16	Shannon, Claude 20	
register transfer notation—see RTN	shift hardware 360	
register transfers	barrel shifter 360	
using edge-triggered flip-flops 170	Shockley, William 22	
gate level design of 19, 66–78	signal dispersion 169	
using level-sensitive flip-flops 170	sign-magnitude number representation 317	
strobe signals 67	simplex communications 571	
register windows 118	skew	
register-memory machines 44		
register-to-register machines 44	clock 169	
relative addressing 47, 66	SMART disk drive technology 547 SPARC 117–132	
relay computer 20		
reset. See machine reset 181	addressing modes 123	
ring network topology 573	advanced implementations 131	
ripple-carry adders 324, 651	architectural overview 117	
RISC	background 117	
vs. CISC 9	instructions 122, 124	
compiler's role in 92	arithmetic 125	
design philosophy 90	branch and program control 127	
philosophy 8	data movement 105	
vs. CISC 88	logical and shift 126	
Ditabia Dannia 111	operand types 122 pipelining in 130	
DOM 205	programmer's model 118	
rotate, hardware for 360	register windows 120	
AND COMMISSION TO DECIMAL CONTROL AND	registers 120	
routers Internet 587	tagged data type 122	
LAN 570	spatial locality 418	
network 570	spec (performance measurement) 88	
RS-232 data communications 569–570	speculative execution 92	
asynch. frames 579	speedup, calculating 85	
data communications equipment 578	SPOC 24	
	SRC 1. bus control signals	
data link layer 577 data terminal equipment 578	1-bus control signals ADD SUB AND OR SHR SHRA SHI	
physical layer 577	ADD, SUB, AND, OR, SHR, SHRA, SHL, SHC, NOT, NEG, C = B,INC4 161	
session layer 577	A _m 160	
signals and pins 578	BAout 157	
RTN 15, 55	c1 _{out} , c2 _{out} 159	
abstract vs. concrete descriptions 77, 148	C_{in} , C_{out} 160	
description of addressing modes 64	CON 166	
description of MC68000 96	CON, 166	
use in pipelining 246	CountIn 173	
SRC description 55–64, 687–690	Decr 165 End 163	
symbols used in	Goto6 165	
Rules of buses 75	Gra, Grb, Grc 157	
rates of buses / J	IR _m 156	
S	Ld 164	
SDRAM 390	Load 173	
SECDED (single error correct, double error detect)	MA _{in} 159	
coding 499	MD _{bus} 159	
semantic gap 89	MD_{rd} 159	
Sub os	MD _{wr} 159	

n=0 164	microprogrammed implementation	192 199-204	
PC, PC 156	pipelined design 240–266	152, 155 201	
PC _{in} , PC _{out} 156 R _{in} , R _{out} 157	programmer's model 47		
1-bus design 149–175	registers and memory		
see also SRC 1-bus design 149–175	formal description 55		
abstract RTN description 55-64, 148	informal description 47		
addressing modes	RTN description		
informal description 47	arithmetic instructions 61		
arithmetic and logic instructions	branch instructions 60		
formal description 63	AND DOWN THE RESIDENCE OF THE PARTY OF THE P		
informal description 63	disp 58		
la un un ala di un aturra atta anno	instruction formats 57		
formal description 63	instruction_execution 60		
informal description 52	instruction_interpretation 59		
	load and store instructions 60		
concrete vs. abstract RTN descriptions 148	main memory 57		
condition codes, calculation of 357	nop 62		
effective address 58	processor state 56		
exception processing 188–190	rel 58		
I/O 62	stop 62		
informal description 47–54	VLIW implementation 290		
instruction execution 60	SRC 1-bus design		
instruction formats	clocking and timing 167		
formal description 57	concrete RTN		
informal description 47	add instruction 150		
instruction interpretation 59	addi instruction 152		
instructions	br instruction 153		
add 51	ld instruction 152		
addi 51	shift instructions 154		
and 51	st instruction 152		
andi 51	control sequences 162		
br 52	add instruction 162		
brl 52	addi instruction 163		
edi 189	branch instructions 165		
een 189	ld instruction 163		
la 48	shift instructions 164		
lar 48	control unit 167		
1d 48	system initialization 174		
ldr 48	control unit, hardwired 171		
neg 51	data path design 154		
not 51	gate-level design		
or 51	ALU 160		
ori 51	instruction register 158		
rfi 189	MA and MD register design 15	0	
ri 189	memory interface 159		
shifts 52	The state of the s		
st 48	register file 157		
str 48	temporary registers 160 hardwired control unit 171		
sub 51			
svi 189	SRC 2-bus design 175		
load and store instructions	add instruction 175		
formal description 60	control signals, Sra, Srb, and Src 175)	
informal description 47	SRC 3-bus design 178–179		
machine reset	add instruction 178	D 170	
abstract RTN for 182	control signals, GA _{re} , RA _{out} , GB _{rb} , RB _{out} 179		
concrete RTN for 183	stack machines 32		
	stalls, pipeline 263		

```
star network topology 574
  star-bus network topology 574
  star-ring network topology 574
 static column mode RAM 394
  static RAM
      cell design 387
      timing 388
  Stibitz, George 20
 store-and-forward networks 573
 stored program concept 6
 stored program optical computer, SPOC 24
 strobe signal 67
 strobe signals
      minimum 169
 subnets, in Internet 598
 superscalar operation 90
 Swift, Jonathan 379
 switching fabrics 360
 symbol table, in assembler 533
 symbols, RTN
 syndrome, of Hamming encoded word 500
 system initialization 174
 T (tera), defined 2
 TCP/IP network protocol suite 591–593
 TDM, time-domain multiplexing 571
 temporal locality 418
 tera, defined 2
 Texas Instruments 23
three-address machines 40
time-division multiplexing 571
 timing 167
     control signals 76
     estimating minimum clock period 168
     estimating minimum gate signals 169
     gate signal 70
     and register transfers 66–78
     strobe signal 67
timing parameters
    estimating for implementation domain 169
TLB-translation lookaside buffer 453
Token Ring networks 574
tower of Babel 33
traces
     MC68000 114
transfer descriptor, USB 579
transport layer, in communications 567
traps
     MC68000 114
```

tree decoders 440

```
tri-state gates and logic 73
  Turing
      Alan 2
      machine 2
 two address machines 40
 two pass assemblers 534
 UNIVAC 21
 unsigned addition 323
 unsigned integer
     value of 312
 upward compatibility
     at binary level 85
     binary with exceptions 85
     by emulation 85
     at source code level 85
 USB 587-591
     defined 14
     transfer descriptor 589
 UTP, Unshielded Twisted Pair 585
    VAX117
     pseudo-operations 529
vector instructions
     defined 281
vector processors 281
vector, exception-defined 114
video display terminals 553-557
    character generators in 555
video monitors 550-553
    bandwidth and resolution 553
    color 552
video RAM 394
video, memory mapped 553, 554
views of the computer 3
    logic designer's 16
    machine/assembly language programmer's 5
    user's 5
virtual address, defined 446
virtual circuits, in networks 573
virtual memory 444-465
    address translation in 462
    defined 444
    demand paging 447
```

disk regime 421

effective address, defined 446

logical address, defined 446


memory management paging 447 unit 447 multiprogramming 421 page fault 449 page placement and replacement 454 page tables 450 physical address, defined 446 PPC601 460 primary and secondary levels, defined 454 as a system 454 TLB-translation lookaside buffer 453 virtual address, defined 446 **VLIW** architectures 211, 281 Von Neumann machine 21 Von Neumann, John 21 **VRAM 394**

LIBRARY

wave pipelining 24, 76 Weiner, Norbert 20 Whetstones (performance measurement) 87 Wilkes, Maurice 24 wired AND 72 wired OR 72 word size 94 memory vs. CPU 376 word, defined 2 writable control store 203 write after read (WAR) hazards 257 write after write (WAW) hazards 257 write back cache memory policy 466 write through cache memory policy 466

Zuse, Konrad 20







Computer Systems Design and Architecture

Second Edition

Vincent P. Heuring | Harry F. Jordan | T. G. Venkatesh

Computer Systems Design and Architecture 2e places emphasis on issues related to both architecture as well as organization of the computer. It interrelates three different viewpoints to provide unique understanding of the subject: the perspectives of the logic designer, the assembly language programmer and the computer architect. The text describes both CISC and RISC models at the ISA level using the formal description language of RTN (Register Transfer Notation), allowing for an in-depth appreciation of different machine structures and functions.

Salient Features

- In-depth coverage of architectural trends such as pipelining, superscalar technique, and VLIW
- * Discusses the OSI layer model and its relationship to TCP/IP Internet Protocol
- Provides thorough understanding of static and dynamic RAM design, cache memory management, virtual memory and arithmetic unit
- * Detailed discussion on design of datapath and pipeline of 1, 2 and 3 bus processors
- Concepts are supplemented with practical design issues in modern processors such as Pentium, SPARC, ARM and Power PC

This edition is manufactured in India and is authorized for sale only in India, Bangladesh, Bhutan, Pakistan, Nepal, Sri Lanka and the Maldives.

